Energy-efficient logic devices are required for the recent advancements of the Internet of Things (IoT) technology.^[@ref1],[@ref2]^ Modern mobile computing including emerging IoT technologies such as wearables and smart sensor networks demand low-power and large-scale integration systems. The most feasible approach to reduce the active power is reducing the supply voltage (*V*~DD~) and the threshold voltage (*V*~th~) accordingly, to maintain the same performance. However, the leakage current increases exponentially with the increase of V~th~ as *I*~leakage~ = (*I*~d~@*V*~gs~ = *V*~th~) × 10^--*V*~th~/SS^.^[@ref3]^ One way to reduce the supply voltage without performance loss and simultaneously deal with the mentioned problem is to increase the steepness of the off-to-on transition of the transistor.^[@ref4]^ The steepness of a switch is defined as the minimum gate voltage required for a 10-fold increase in the drain current, known as the subthreshold swing (SS).^[@ref5],[@ref6]^ The SS cannot be lower than 60 mV/decade at 300 K in a conventional metal oxide semiconductor field-effect transistor (MOSFET) or any device using the carrier injection mechanism over an energy barrier as the operation principle.^[@ref7]^ To overcome the so-called "Boltzmann Tyranny", steep switching devices such as tunnel FETs (TFETs),^[@ref8],[@ref9]^ impact ionization MOSFETs (I-MOSFETs),^[@ref10],[@ref11]^ nanoelectromechanical field-effect transistors (NEMFETs),^[@ref12],[@ref13]^ and negative capacitance (NC) MOSFETs^[@ref14]−[@ref17]^ with a sub-60 mV/decade swing have been extensively studied. TFETs have attracted much attention for achieving a steep SS value by employing quantum-mechanical band-to-band tunneling (BTBT) of careers from source to the channel.^[@ref18]^ However, the on-current of TFETs is unacceptably low for a technology that would like to replace CMOS.^[@ref19]^ Moreover, achieving SS values of \<60 mV/decade is extremely challenging in the most fabricated TFETs,^[@ref20]^ and the steep slope region is typically limited to 1--3 decades of the drain current,^[@ref3],[@ref21]^ which is far less than that of a MOSFET (4--6 orders). Therefore, providing an acceptable *I*~ON~/*I*~OFF~ ratio, together with a sufficiently low SS value, has emerged as one of the most important technology issues involved in the fabrication of tunneling field-effect transistors.

Another prominent way of SS reduction is lowering the body factor by exploiting the negative capacitance (NC) region of ferroelectric materials. Negative capacitance originates from the dynamic of the stored energy in the phase transition of ferroelectrics.^[@ref22]^ The NC state has been proven elusive for ferroelectrics in isolation and cannot be observed in experiments, exhibiting hysteretic jumps in the polarization. However, it is validated that, if a ferroelectric capacitor is placed in series with a positive one of proper value, the NC effect can be stabilized.^[@ref23],[@ref24]^ A ferroelectric capacitor interconnecting with the gate stack of a MOS transistor can increase the total capacitance of the gate (*C*~total~^--1^ = *C*~FE~^--1^ + *C*~MOS~^--1^) when it is operating in the NC region. Specifically, the series structure offers a step-up voltage transformer that brings an abrupt increase in the differential charge of the internal node (*V*~int~). Accordingly, an NC booster provides an internal voltage amplification (*∂V*~int~/*∂V*~gate~), which results in a body factor reduction and a value of SS below the thermal limit of conventional MOSFETs.^[@ref25],[@ref26]^

It has been proposed that the concept of NC being integrated into the gate stack of TFETs would be highly beneficial for energy band bending, because of the internal voltage amplification that enhances the BTBT probability.^[@ref27],[@ref28]^ This leads to a body factor of \<1, which reduces the SS and expands the steep slope region. Thereby, NC can be one of the most effective performance boosters of TFETs that ensures a steep off-to-on transition, together with an acceptable *I*~ON~/*I*~OFF~ value. Previous works have mainly focused on the theoretical investigation of NC-TFETs,^[@ref29]−[@ref31]^ and there are few experimental demonstrations, showing a limited performance.^[@ref27],[@ref32]^ Here, we report a comprehensive experimental study of the performance boosting that can be achieved in novel InAs/InGaAsSb/GaSb nanowire TFETs^[@ref39]^ by employing negative capacitance of ferroelectrics. SS values below 30 mV/decade, down to 10 mV/decade, together with an improved analog efficiency factor (*g*~m~/*I*~d~), up to 1500 V^--1^, have been demonstrated. Overall, the paper argues that NC can be effectively utilized in parallel with other performance boosters to improve both analog and digital performances of TFETs.

Voltage Pinning Effect in Ferroelectric Gate Stacks {#sec1.1}
===================================================

It is well-known that a depolarization field and, hence, a built-in voltage is formed in structures having a ferroelectric/metal interface. This is attributed to the incomplete cancellation of space charges at the interface.^[@ref40],[@ref41]^ As a result, such built-in potential exists with metallic as well as semiconducting electrodes on the ferroelectric. This effect is stronger in thin-film ferroelectrics. Here, we show that such effect can be beneficially employed in NC transistors (FETs or TFETs) to pin the surface potential (Ψ~s~) at a value that could further block the source tunneling while the device is operating in the off-state and can effectively reduce the leakage current. The experimental configuration of the NC-TFETs of this work is depicted in [Figure [1](#fig1){ref-type="fig"}](#fig1){ref-type="fig"}a, where a ferroelectric capacitor is externally connected to the gate of a nanowire array TFET. Such an external connection permits one to test and combine different TFETs and ferroelectric capacitors until the best match between the NC of the ferroelectric and the gate intrinsic capacitance of the transistor is achieved, in terms of gain and stability.^[@ref34]^ This degree of flexibility is needed in order to achieve the demonstration of a true hysteresis-free NC, despite nonideal device and ferroelectric characteristics. The idea of using a ferroelectric capacitor that is externally connected to a transistor can be implemented by using doped high-*k* ferroelectric layers in the back-end-of-the-line (BEOL) and connecting them to transistors with vertical vias. Such solutions are currently investigated in neuromorphic device and circuit architectures. This has the merit to guarantee a uniform potential profile inside the ferroelectric, despite the fact that the idea of using metal planes has received criticism, because of the induced instabilities.

![NC-TFET configuration and voltage pinning effect: (a) NC-TFET configuration and (b) its equivalent circuit model for the voltage pinning and NC regions; (c) schematic demonstration of the expected internal voltage (*V*~int~) and surface potential (Ψ~s~) of an NC-TFET, in accordance with the voltage pinning effect; and (d) experimentally measured *V*~int~ of an NC-TFET using silicon-doped HfO~2~ as a ferroelectric. Ψ~s~ is calculated based on the extracted values of the oxide (*C*~OX~) and nanowire (*C*~NW~) capacitances by simulation.](nl9b05356_0001){#fig1}

In a particular capacitive divider that includes a ferroelectric gate stack ([Figure [1](#fig1){ref-type="fig"}](#fig1){ref-type="fig"}b), with a very low value of bias on the gate, the internal voltage would be dominantly set by the ferroelectric's dipoles electric field to a slightly negative voltage value. The surface potential can be defined asTherefore, Ψ~s~ follows the sign of *V*~int~ and if *C*~OX~ ≫ *C*~NW~, the surface potential will have a value very close to *V*~int~; here, *C*~OX~ and *C*~NW~ correspond to the gate oxide and nanowire capacitances, respectively. It follows that Ψ~s~ would be also pinned to a negative voltage value. By increasing the gate voltage (*V*~gate~), from negative to positive values, *V*~int~ and Ψ~s~ may remain pinned up to a certain point that the external electric field over the ferroelectric overcomes the depolarization field. This effect is at the origin of a smaller off-current in the original device, particularly in a NC-TFET, where the tunneling junction is very sensitive to the transversal field that controls the reverse bias of the tunneling junction in a more subtle way.

The relation between *V*~gate~ and *V*~int~ is distinctively described in the following two regions: (i) the voltage pinning region, where *V*~int~ is quasi-constant, because of the dipole's polarization and the depolarization field of the ferroelectric, and (ii) the bias range where the depolarization field is overcome by the applied gate bias (positive, in our case), which results in the following relationship:with the NC condition fulfilled, *C*~FE~ \< 0 and a high differential amplification effect is observed when the denominator of [eq [2](#eq2){ref-type="disp-formula"}](#eq2){ref-type="disp-formula"} is close to zero.

Fabrication and Methods {#sec2}
=======================

Baseline TFET {#sec2.1}
-------------

The TFETs are based on vertical InAs/In~0.29~Ga~0.71~As~0.66~Sb~0.34~/GaSb nanowires, which were epitaxially grown using metal--organic vapor phase epitaxy (MOVPE) utilizing the Au-assisted vapor--liquid--solid mechanism. Prior to growth, Au seed particles were patterned with electron beam lithography on a 260-nm-thick highly *n*-doped InAs layer grown on a high-resistivity Si(111) substrate. First, a short InAs drain segment was grown at 460 °C, using Sn for *n*-doping, followed by a nonintentionally doped InAs channel region, resulting in a total length of 168 nm and a diameter of 36 nm. After a growth pause to reduce the amount of In in the Au particle, an 88-nm-long InGaAsSb source region with a diameter of 38 nm was grown, followed by a 400-nm-long GaSb segment with a diameter of 68 nm, both *p*-doped by Zn. The tunnel junction is positioned at the transition region between the InAs and InGaAsSb segments. An SEM image of a nanowire after the growth and an illustration of the different segments can be viewed in [Figure [2](#fig2){ref-type="fig"}](#fig2){ref-type="fig"}a. Every device used in this paper has 184 nanowires divided into four parallel lines with nanowires into double rows, as the SEM image in [Figure [2](#fig2){ref-type="fig"}](#fig2){ref-type="fig"}a shows. The first step of the device fabrication was digital etching, to remove the GaSb shell and reduce the diameter of the channel region down to 26 nm, thereby improving the electrostatics. Directly after the digital etching, a high-*k* bilayer (Al~2~O~3~/HfO~2~) was deposited using atomic layer deposition. The estimated EOT of the high-*k* layer was 1.4 nm. To separate the drain and gate regions, a 30-nm-thick SiO~*x*~ spacer layer (bottom, spacer) was deposited, utilizing thermal evaporation. The gate layer was formed by adding a 30-nm-thick tungsten film, via sputter deposition, followed by the definition of the physical length (*L*~g~ = 240 nm) using reactive ion etching and mask definition. A spacer to separate the source and gate metals (top-spacer) was realized with S1800 photoresist. Top contacts and pads were formed by adding a Ni layer and an Au layer, via sputter deposition, followed by masking and ultraviolet (UV) lithography. A more-detailed description of the growth and fabrication process, together with the electrical characterization of TFETs, can be found in the [Supporting Information](http://pubs.acs.org/doi/suppl/10.1021/acs.nanolett.9b05356/suppl_file/nl9b05356_si_001.pdf).

![Baseline TFET and ferroelectric materials. Panel (a) shows a TFET schematic and an SEM image of the InAs/InGaAsSb/GaSb nanowires after growth; each nanowire has three segments, which are specified with dashed lines. Panel (b) shows the PZT capacitor with its atomic structure. The phase of the piezoelectric response of the polycrystalline PZT confirms uniform polarization switching after training. The CMOS-compatible ferroelectric, Si:HfO~2~, is demonstrated in panel (c), along with the crystal structure in the orthorhombic phase. The PFM amplitude map attests to a coherent switching in the film, despite the presence of switching inhomogeneities and domain boundaries, which cannot be eliminated in polycrystalline ferroelectric films.](nl9b05356_0002){#fig2}

PZT {#sec2.2}
---

For the first experiment, 46 ± 3 nm of Pb(Zr~43~,Ti~57~)O~3~ (PZT) ferroelectric film has been grown via the chemical solution deposition root (REF) on a Pt-coated silicon wafer ([Figure [2](#fig2){ref-type="fig"}](#fig2){ref-type="fig"}b). The stack of Pt(100 nm)/TiO~2~(30 nm) has been sputtered on a SiO~2~(500 nm)/Si wafer at 300 °C. The PZT film consists of tetragonal ferroelectric phase with the predominant (100) orientation, with virtually no inclusion of any secondary nonferroelectric phase such as pyrochlore, as confirmed by XRD θ--2θ scans. The polycrystalline PZT film had a dense columnar grain structure, with a grain size of 200 ± 100 nm. Pt top electrodes were deposited on PZT film via sputtering and were post-annealed at 550 °C in an oxygen atmosphere in order to remove the sputtering damage at the Pt/PZT top interface. The ferroelectric capacitors exhibited the dielectric properties typical for high-quality ferroelectric PZT layers of this type. Specifically, the polarization hysteresis loop measured at 1 kHz showed the remanent polarization of 25 ± 3 μC/cm^2^ and coercive fields of +80/--300 kV/cm, with the polarization imprint that favors the top-to-bottom polarization direction. Piezoelectric loops measured through the top electrode of the PZT capacitor after 20 cycles at ±7 V show sharp switching and almost constant piezoelectric response amplitude within the voltage range from −2 V to 1 V (or from 2 V to −1 V).

Silicon-Doped HfO~2~ {#sec2.3}
--------------------

Si:HfO~2~ thin films were recently discovered to enable the CMOS-compatible manufacturing of ferroelectrics.^[@ref35],[@ref36]^ The origin of this ferroelectricity was attributed to the formation of the noncentrosymmetric orthorhombic phase, which is found to be stabilized preferably by crystallization of the as-deposited amorphous dopant(Si):HfO~2~ thin films in the presence of a top TiN electrode.^[@ref37]^ In comparison to popular perovskite ferroelectrics such as Pb(Zr,Ti)O~3~ (PZT) and SrBi~2~Ta~2~O~9~ (SBT), HfO~2~-based ferroelectrics offer distinct advantages, including a CMOS-compatible fabrication process with atomic layer deposition (ALD), relatively low dielectric constant, the possibility to adopt industrial gate electrodes, and appropriate remanent polarization.^[@ref36],[@ref38]^ The structure of Si:HfO~2~ capacitors is depicted in [Figure [2](#fig2){ref-type="fig"}](#fig2){ref-type="fig"}c, where the ferroelectric film is placed between a sandwich of TiN (10 nm) and a 50-nm-thick top Pt electrode. The film has a thickness of 13.2 nm and a Si concentration of ∼3.4%, which was found to be the optimized Si% to ensure a high remanent polarization. The details of the fabrication process and optimization steps of Si:HfO~2~ are presented in the [Supporting Information](http://pubs.acs.org/doi/suppl/10.1021/acs.nanolett.9b05356/suppl_file/nl9b05356_si_001.pdf). The crystal structure of the two stable polarization states of the ferroelectric Si:HfO~2~, orthorhombic phase, is schematically shown in [Figure [2](#fig2){ref-type="fig"}](#fig2){ref-type="fig"}c. Essential prerequisites for ferroelectric layers suitable for exploiting the NC effect include the uniform spontaneous polarization and low leakage conduction. The reason for the first requirement is the need to create a system with a sufficiently strong depolarizing field that drives the NC effect. Therefore, it is essential to use a ferroelectric that does not readily create domains with a direction opposite to the polarization. The second requirement of low leakage is closely related to the first one. Significant charge transport through the ferroelectric involves a fast compensation of the spontaneous polarization and consequent reduction of the depolarization field. In order to evaluate the ferroelectricity and confirm the absence of 180° domains in the Si:HfO~2~ layer in the nanometer scale, we measured local polarization switching and mapped the polarization domain structure using the off-resonance piezoelectric force microscopy (PFM). The technique has been enhanced for probing extremely weak electromechanical coupling that is typical for thin HfO~2~-based films with an outstanding sensitivity (\<0.1 pm). For most device-relevant data, the local piezoelectric response was detected through the top electrode, using a subcoercive AC driving signal of 0.5 V/92 kHz. The resulting maps of amplitude and phase of the local piezoelectric response reveal a sharp polarization domain pattern, which is expected for good-quality polycrystalline ferroelectric layers. The PFM data in [Figure [2](#fig2){ref-type="fig"}](#fig2){ref-type="fig"}c suggest that the grain boundaries in the studied Si:HfO~2~ layer do not obstruct the switching process. This is confirmed by the size of polarization domains of 50--300 nm, which incorporate many grains of Si:HfO~2~ with an average size of ∼25 nm. The sharp boundaries between the polarization domains attest to the homogeneous ferroelectric phase, without any visible inclusions of secondary nonferroelectric phase earlier reported in HfO~2~-based ferroelectric films.^[@ref35],[@ref37]^ Thus, the PFM analysis suggests that the structural features of the ferroelectric film do not significantly disturb the uniform polarization response required for the NC effect.

Results and Discussion {#sec3}
======================

PZT-Based NC-TFET {#sec3.1}
-----------------

[Figure [3](#fig3){ref-type="fig"}](#fig3){ref-type="fig"}a illustrates the input transfer characteristic of an *n*-type NC-TFET where the gate of the reference TFET (with 184 nanowires) is loaded with a PZT capacitor with an estimated area of 10 μm × 10 μm. The gate voltage is swept from −3 V to +3 V and back to the starting point while the drain voltage is set to 100 mV. In order to decouple the impact of the threshold voltage variation, curves are plotted with respect to the effective gate voltage, *V*~gs_eff~ = *V*~gs~ -- *V*~th~. The NC of ferroelectric is partially stabilized, leading to a relatively small hysteresis of 750 mV, comparing to the 5 V hysteresis loop of the PZT capacitor in isolation (in the [Supporting Information](http://pubs.acs.org/doi/suppl/10.1021/acs.nanolett.9b05356/suppl_file/nl9b05356_si_001.pdf)). This small hysteresis proves that the steep characteristic corresponds to the NC effect, which is different from the 5 V hysteresis of a Fe-TFET, using the same ferroelectric as the gate stack. The recorded gate leakage is extremely low and can be neglected in the reported effects. A super steep off-to-on transition of 10 mV/decade over three decades of the drain current is demonstrated in both positive- and negative-going branches. The measured internal voltage shows a significant amplification effect that allows the surface potential to change faster than the applied gate voltage (see [Figure [3](#fig3){ref-type="fig"}](#fig3){ref-type="fig"}b). The polarization characteristic of the PZT capacitor during the NC-TFET operation has been extracted by considering the conservation of the electric field and measured internal potential ([Figure [3](#fig3){ref-type="fig"}](#fig3){ref-type="fig"}c), showing a clear negative slope for a wide range of operation in both positive- and negative-going branches of the gate bias. This results in an enhanced tunneling probability and improved SS.^[@ref33]^

![PZT-based NC-TFET: (a) transfer characteristic of the PZT-based NC-TFET (PZT capacitor with an area of 10 μm × 10 μm and a thickness of 46 nm); (b) internal voltage, showing a steep transition in the regions where the ferroelectric is performing an effective NC (in addition, a voltage pinning effect is observed); (c) extracted *P*--*V* characteristic of PZT during the operation, showing a clear negative slope for both forward and reverse sweeps of *V*~gate~; (d) band diagram of the nanowire TFET, depicting a narrow tunneling region at *V*~int~ = 0 V, which gets wider with increasing *V*~int~. However, at *V*~int~ = −0.08 V, imposed by the ferroelectric in off-state, no tunneling path is available and the off-current is reduced.](nl9b05356_0003){#fig3}

The *g*~m~/*I*~d~ factor of the TFET, as an analog figure of merit of transistors, is also significantly improved (see the [Supporting Information](http://pubs.acs.org/doi/suppl/10.1021/acs.nanolett.9b05356/suppl_file/nl9b05356_si_001.pdf)). Moreover, it is evident that the off-current of the NC-TFET is considerably lower than that of the reference device. This can be explained by focusing on the value of the internal voltage at the off-state, which is forced by the dipole polarization of the ferroelectric and the related band diagram of the nanowire TFET. As confirmed by simulations ([Figure [3](#fig3){ref-type="fig"}](#fig3){ref-type="fig"}d), the band diagram when the device is operating in the off-state shows further blocking of the tunneling current in the source--channel or channel--drain junctions. Therefore, the off-current is minimized while any higher values of *V*~int~ opens a tunneling path in the source--channel junction (details of the simulation are explained in the [Supporting Information](http://pubs.acs.org/doi/suppl/10.1021/acs.nanolett.9b05356/suppl_file/nl9b05356_si_001.pdf)).

An effective NC in a wide range of operation is realized in both forward and reverse sweeps, with a small hysteresis window of 750 mV, corresponding to the hysteresis of the *I*~d~--*V*~g~ curve of the NC-TFET. It has been previously reported that the huge gain of NC, which results in a super-steep switching feature in a transistor, is accompanied by a hysteresis as a tradeoff.^[@ref32],[@ref34]^ This is attributed to the second term on the right-hand side of the LK equation, which causes nonlinearity. Therefore, the ferroelectric and transistor should be chosen wisely to maximize the steepness of the off-to-on transition, as well as minimizing the hysteresis. The hysteresis of a negative capacitance transistor can be alleviated or removed with better matching of capacitances. In this regard, the total capacitance of the structure should remain positive in the entire range (or at least in a broad range) of the applied gate voltage.^[@ref27]^ In order to demonstrate a fully hysteresis-free NC effect, we have performed another set of experiments using silicon-doped HfO~2~ as the ferroelectric.

Si:HfO~2~-Based NC-TFET {#sec3.2}
-----------------------

In this section, Si:HfO~2~ ferroelectric capacitors are employed to demonstrate NC on InAs/InGaAsSb/GaSb nanowire TFETs as a proof of concept about the feasibility of the CMOS-compatible manufacturing of NC-TFETs. It is evident that a crystallized HfO~2~ capacitor with relatively large dimensions, which is needed for this experimental setup, has a large leakage current, which eliminates the NC effect. Thus, the measurements have been performed at the low temperature of 80 K, which cancels the trap-assisted tunneling. The leakage current is reduced by more than 3 orders of magnitude at 80 K, compared to that observed at room temperature. The low-temperature measurement does not severely affect the baseline TFET operation. Ideally, the main carrier injection mechanism in TFETs is band-to-band tunneling of carriers from source to the channel, which is independent of temperature. At room temperature, trap-assisted tunneling (TAT) also collaborates with the channel current and degrades the steepness of the transfer characteristic. Because of the low-defect fabrication process of nanowire TFETs, the TAT has a small impact on the performance of the employed TFETs. This makes us eligible to demonstrate the impact of the negative capacitance effect of Si:HfO~2~ as a proof of concept. The reference TFET shows a minimum swing of 54 mV/decade at 80 K, which is not far from its room-temperature value (see the [Supporting Information](http://pubs.acs.org/doi/suppl/10.1021/acs.nanolett.9b05356/suppl_file/nl9b05356_si_001.pdf)). [Figure [4](#fig4){ref-type="fig"}](#fig4){ref-type="fig"}a depicts the *I*~d~ -- *V*~g~ plot of an NC-TFET, using a Si:HfO~2~ capacitor (10 μm × 10 μm) as the NC booster. The ferroelectric NC and the gate intrinsic capacitance of the baseline TFET are well-matched, leading to a nonhysteretic NC effect, while the drain voltage was set at 100 mV. We will later explain that the small 50 mV hysteresis in the *I*~d~--*V*~g~ curve of the NC-TFET originates from the operation of the base TFET itself at the low temperature of 80 K and the hot-electron effect. The *I*~ON~/*I*~OFF~ ratio is enhanced and the impact of source depletion, because of the overlapping gate, which reduces the drain current at elevated gate voltages, is removed. The gate leakage is lower than the drain current in the entire range of operation and can be neglected in the reported effects. [Figure [4](#fig4){ref-type="fig"}](#fig4){ref-type="fig"}b compares the SS of the reference TFET and the negative capacitance one, showing that the minimum value of swing, is reduced remarkably and the low slope region is extended over approximately five decades of the drain current. An average SS value of ∼30 mV/decade with a minimum value of 15 mV/decade is achieved. The internal voltage measurement illustrates a voltage gain with an average of 3 V/V over 35% of the gate voltage range for both positive- and negative-going branches. The *g*~m~/*I*~d~ factor is enhanced and reached a maximum value of 150 V^--1^ ([Figure [4](#fig4){ref-type="fig"}](#fig4){ref-type="fig"}c). The extracted *P*--*V* loop of the ferroelectric capacitor, which is depicted in [Figure [4](#fig4){ref-type="fig"}](#fig4){ref-type="fig"}d, confirms the existence of a hysteresis-free negative capacitance that can be expected from the Landau--Khalatnikov theory of ferroelectrics. This means that the 50 mV hysteresis of the NC-TFET transfer characteristic attributed to the local heating, which is caused by the hot-electron effect at 80 K. This is due to the fact that the atoms of the channel are locally heated by the kinetic energy of electrons. This leads to a different conductance of the channel between the forward and reverse sweeps of the gate voltage and, hence, causes hysteresis.^[@ref42]^ The polarization characteristic of the series-connected Si:HfO~2~ capacitor exhibits a lower negative value, compared to the PZT case, considering the fact that the capacitance of a nonlinear dielectric is proportional to the d*P*~FE~/d*V*~FE~ value. In the case of the Si:HfO~2~-based NC-TFET, an almost-zero hysteresis, and a smaller voltage gain is demonstrated in comparison with the previous case. This proposes that the previously reported tradeoff between the steepness and hysteretic behavior of NC-FETs is also valid for negative capacitance TFETs.^[@ref34]^

![Si:HfO~2~-based NC-TFET: (a) transfer characteristic of an NC-TFET using a Si:HfO~2~ capacitor (*T* = 80 K and *V*~d~ = 100 mV); (b) the SS~min~ is remarkably improved and the low slope region is extended over five decades; (c) an internal voltage amplification is demonstrated, together with the increase of the *g*~m~/*I*~d~ figure of merit (see the inset figure); (d) *P*--*V* curve of Si:HfO~2~ shows a hysteresis-free NC, suggesting that the 50 mV hysteresis of the *I*~d~--*V*~g~ plot is caused by the hot-electron effect; (e) transfer characteristic of the NC-TFET for different drain voltages shows a similar off-current reduction by the voltage pinning effect, while (f) the NC gain decreases by increasing *V*~d~.](nl9b05356_0007){#fig4}

[Figures [4](#fig4){ref-type="fig"}](#fig4){ref-type="fig"}e and [4](#fig4){ref-type="fig"}f investigate the impact of the source-to-drain electric field on the electrical performances of the same NC-TFET. The drain voltage (*V*~d~) is swept from 100 mV to 400 mV, while the source contact is grounded. Besides the common effect of *V*~d~ on the increase of on-current and off-current, which is general for TFETs or any other type of transistor, the hysteresis of the NC-TFET is increased and the steepness of the transfer characteristic is reduced for higher *V*~d~ values. In fact, the hysteretic behavior and boosting effect in a negative capacitance transistor can be dramatically controlled by the drain voltage, since the charge and MOS capacitances vary with *V*~ds~. This is due to the fact that the shape of the polarization characteristic is dictated by the relative values of MOS and the negative capacitance of the ferroelectric. The internal voltage gain of NC is significantly degraded for higher drain voltages, which increases the SS~min~ value and limits the low-slope region. The current efficiency factor is also reduced by increasing the source-to-drain electric field. In a negative capacitance transistor, the ferroelectric polarization charge density and the channel charge density should match. Thereby, the operation point, which is the intersection of the transistor charge line and the *P*--*V* characteristic of the ferroelectric, is dependent on the drain voltage.^[@ref24]^ This means that, by varying *V*~ds~, the operation point of the NC-TFET changes and, thus, the boosting effect of NC. Note that no considerable impact was observed on the output transfer characteristic of the reported NC-TFETs, in comparison to their reference devices when the gate voltage of the TFET has the same value as the *V*~int~ of the NC-TFET. More specifically, no observable impact of NC was evidenced by sweeping the drain voltage at a constant gate bias. The variation of *V*~d~ does not affect the vertical electric field inside the ferroelectric layer, and, hence, the ferroelectric acts as a positive capacitor (see the [Supporting Information](http://pubs.acs.org/doi/suppl/10.1021/acs.nanolett.9b05356/suppl_file/nl9b05356_si_001.pdf)). Similar to the previous architecture, a considerable off-current reduction is observed, because of the voltage pinning effect of the ferroelectric in all drain voltages.

In conclusion, negative capacitance TFETs are proposed as one of the most promising steep-slope energy-efficient switches, which is required for the recent advancements of Internet of Things (IoT) technology. It is experimentally validated that a well-designed NC booster, which can be applied in parallel with any other performance boosters, provides a double beneficial effect on the TFET operation; (i) significant enhancement on both digital and analog performances, including a super-steep off-to-on transition and an extended steep slope region due to the voltage amplification effect of NC, and (ii) reduction of the off-current and suppressing the ambipolar behavior by the voltage pinning effect of the ferroelectric. We have reported that a state-of-the-art InAs/InGaAsSb/GaSb nanowire TFET, which benefits from a series-connected PZT capacitor, shows a steep SS value of 10 mV/decade, together with an improved *I*~ON~/*I*~OFF~ ratio and an enhanced current efficiency factor up to 1500 V^--1^. In another device configuration, using a fully matched silicon-doped HfO~2~ ferroelectric capacitor, a nonhysteretic NC effect leads to an SS~min~ of 15 mV/decade, with an average value of 30 mV/decade. The further blocking of the leakage current at the off-state, because of the voltage pinning, is also observed. By its insights and reported experiments, this study proposes a new path to address the most limiting performances of TFETs, while a negative capacitance booster is properly designed and integrated into their gate stack.

The Supporting Information is available free of charge at [https://pubs.acs.org/doi/10.1021/acs.nanolett.9b05356](https://pubs.acs.org/doi/10.1021/acs.nanolett.9b05356?goto=supporting-info).Figures S1--12, which explain the details of the fabrication, characterization, and optimization of the silicon nanowire array TFETs and ferroelectric capacitors, PZT and silicon-doped HfO~2~ are explained and supported with additional experimental and simulation data ([PDF](http://pubs.acs.org/doi/suppl/10.1021/acs.nanolett.9b05356/suppl_file/nl9b05356_si_001.pdf))
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